developed. The impact of discrete random dopants in the source and drain regions on 6T SRAM cells has been investigated for well scaled Ultra Thin Body (UTB) SOI MOSFETs with physical channel length in the range of 10nm to 5nm.
Introduction: Around the 90nm technology node, intrinsic parameter fluctuations will drasticaly reduce the noise margin and overall speed in SRAM based on conventional MOSFETs [1] . SRAMs based on UTB SOI MOSFETs will outperform the conventional MOSFETs one due to superior electrostatic integrity, significant reduction of collective junction capacitance on the bitline and improved intrinsic parameter fluctuations. Although UTB device can operate without dopant within the channel region there are necessarily discrete random dopants in the source/drain regions that will introduce fluctuations in the effective channel length and access resistance at nanoscale dimensions.
Simulation Methodology: The physical parameters of carefully scaled UTB SOI MOSFETs are summarised in Table 1 . In order to capture statistical variation associated with the discrete random dopants in the source and drain regions as illustrated in Fig. 1 , an ensemble of 200 macroscopically identical, but microscopically different devices is created and simulated using the Glasgow 3D 'atomistic' drift diffusion simulator [2] . An improved two-stage statistical parameter extraction methodology [3] is employed to capture all device fluctuation information obtained from the 3D 'atomistic' simulator into a representative set of BSIMSOI-FD compact models library. Fig. 2(a) illustrates the quality of BSIMSOI extraction from 3 extreme cases of the physically simulated ID-VG characteristics. The static transfer characteristics of the 6T SRAM cells is depicted in Fig. 2(b) . Transistors in the SRAM circuit are randomly selected from the compact models library during SPICE simulation of 1, 2 and 3 cell ratio.
Results and Discussions: Figure 3 illustrates the distribution of the static noise margin (SNM) due to discrete random doping for SRAM cells with different cell ratios, corresponding to each channel length being investigated here. It clearly follows the expected trend that increasing cell ratio improves cell stability although it delivers less improvement of the SNM with smaller channel length. The SRAMs based on 5nm transistors could not achieve the required yield even at cell ratio 3, while 10nm and 7.5nm requires at least a cell ratio of 2 and 3 respectively. Typical write operation stability considering quasi-static operation is shown in Table 3 .
The relative read operation speed of the different cells is obtained by measuring the discharge time for the bitline as shown in Fig. 4 Table 3 : Switch Point Voltage distributions . The write operation stability could be measured by switch point voltage which is defined as the bit line voltage that will cause data to begin to change under a write operation. Table 4 : SRAM read discharge time distribution. The read discharge time is measured when one of the bitlines is reduced to half of the supply voltage after the wordline is raised. Table 5 : SRAM Write time distribution. The flip time was measured from the time the wordline was raised after placing an opposite value on the bitlines to when the latter of the two storage nodes reached 90% of its final value.
